REMARKS

In the Official Action mailed on **February 13, 2004,** the examiner reviewed claims 1, 3, 4, 6-8, 10, 11, 13-15, 17, 18, 20, and 21. Claims 1, 3, 4, 6-8, 10, 11, 13-15, 17, 18, 20, and 21 were rejected under 35 U.S.C. §103(a) as being unpatentable over Greiner (USPub 2002/0157062, hereinafter "Greiner") in view of Rodriguez (USPub 2002/0087921, hereinafter "Rodriguez").

Rejections under 35 U.S.C. §103(a)

Independent claims 1, 8, and 15 were rejected under 35 U.S.C. §103(a) as being unpatentable over Greiner in view of Rodriguez. Applicant respectfully points out that Greiner teaches splitting the data bits into groups, generating a parity bit for the group, and transmitting the group, including the parity bit, **at the same time** (see Greiner, paragraph [0115]).

In contrast, the present invention splits the data bits into groups, generates an error code for the group, and transmits the group, including the error code, wherein each data bit and the error code are transmitted **at different times** (see FIGs. 3B-3C and page 8, line 5 to page 9, line 10 of the instant application). Transmitting each data bit and the error code at different times is advantageous because it associates each bit with a different clock pulse and thus allows detection, and possibly correction, of errors even when the errors are caused by the clock signal being faulty (see page 9, lines 1-10 of the instant application).

There is nothing within Greiner or Rodriguez, either separately or in concert, which would suggest transmitting each data bit and the error code at different times. In fact, Greiner teaches the error group being broken up into four subsets and the subsets being transmitted during a single phase of the quad-pumped bus (see Greiner, FIG. 9 and paragraph [0115]).

Accordingly Applicant has amended independent claims 1, 8, and 15 to clarify that each data bit and the error code are transmitted at different times so

7

REMARKS

In the Official Action mailed on **February 13, 2004,** the examiner reviewed claims 1, 3, 4, 6-8, 10, 11, 13-15, 17, 18, 20, and 21. Claims 1, 3, 4, 6-8, 10, 11, 13-15, 17, 18, 20, and 21 were rejected under 35 U.S.C. §103(a) as being unpatentable over Greiner (USPub 2002/0157062, hereinafter "Greiner") in view of Rodriguez (USPub 2002/0087921, hereinafter "Rodriguez").

Rejections under 35 U.S.C. §103(a)

Independent claims 1, 8, and 15 were rejected under 35 U.S.C. §103(a) as being unpatentable over Greiner in view of Rodriguez. Applicant respectfully points out that Greiner teaches splitting the data bits into groups, generating a parity bit for the group, and transmitting the group, including the parity bit, **at the same time** (see Greiner, paragraph [0115]).

In contrast, the present invention splits the data bits into groups, generates an error code for the group, and transmits the group, including the error code, wherein each data bit and the error code are transmitted **at different times** (see FIGs. 3B-3C and page 8, line 5 to page 9, line 10 of the instant application). Transmitting each data bit and the error code at different times is advantageous because it associates each bit with a different clock pulse and thus allows detection, and possibly correction, of errors even when the errors are caused by the clock signal being faulty (see page 9, lines 1-10 of the instant application).

There is nothing within Greiner or Rodriguez, either separately or in concert, which would suggest transmitting each data bit and the error code at different times. In fact, Greiner teaches the error group being broken up into four subsets and the subsets being transmitted during a single phase of the quad-pumped bus (see Greiner, FIG. 9 and paragraph [0115]).

Accordingly Applicant has amended independent claims 1, 8, and 15 to clarify that each data bit and the error code are transmitted at different times so

7

EJG E:\Sun Microsystems\SUN-P5569-RJL\Amendment B SUN-P5569-RJL.doc

that no two bits associated with the error group are transmitted at the same time. These amendments find support in FIGs. 3B-3C and on page 8, line 5 to page 9, line 10 of the instant application.

Hence, Applicant respectfully submits that independent claims 1, 8, and 15 as presently amended are in condition for allowance. Applicant also submits that claims 3-4 and 6-7, which depend upon claim 1, claims 10-11 and 13-14, which depend upon claim 8, and claims 17-18 and 20-21, which depend upon claim 15 are for the same reasons in condition for allowance and for reasons of the unique combinations recited in such claims.

CONCLUSION

It is submitted that the present application is presently in form for allowance. Such action is respectfully requested.

Respectfully submitted,

By _____
Edward J. Grundler
Registration No. 47, 615

Date: February 24, 2004

Edward J. Grundler
PARK, VAUGHAN & FLEMING LLP
508 Second Street, Suite 201
Davis, CA 95616-4692
Tel: (530) 759-1663
FAX: (530) 759-1665

9